您的位置: 专家智库 > >

国家重点基础研究发展计划(2011CB932804)

作品数:6 被引量:7H指数:2
相关作者:叶勇陈邦明宋志棠戴石锋更多>>
相关机构:上海新储集成电路有限公司中国科学院冶金工业信息标准研究院更多>>
发文基金:国家重点基础研究发展计划国家自然科学基金中国科学院战略性先导科技专项更多>>
相关领域:自动化与计算机技术电子电信轻工技术与工程经济管理更多>>

文献类型

  • 6篇中文期刊文章

领域

  • 3篇自动化与计算...
  • 2篇电子电信
  • 1篇经济管理
  • 1篇轻工技术与工...

主题

  • 3篇相变存储
  • 3篇相变存储器
  • 3篇存储器
  • 2篇电路
  • 2篇非易失性
  • 1篇多米诺
  • 1篇神经元
  • 1篇神经元电路
  • 1篇突触
  • 1篇逻辑
  • 1篇逻辑电路
  • 1篇逻辑方法
  • 1篇纳米
  • 1篇纳米材料
  • 1篇耐久
  • 1篇非易失性存储
  • 1篇非易失性存储...
  • 1篇NANOSC...
  • 1篇NM
  • 1篇NMOS

机构

  • 1篇中国科学院
  • 1篇冶金工业信息...
  • 1篇上海新储集成...

作者

  • 1篇戴石锋
  • 1篇宋志棠
  • 1篇陈邦明
  • 1篇叶勇

传媒

  • 3篇Journa...
  • 1篇微电子学与计...
  • 1篇冶金标准化与...
  • 1篇Nano-M...

年份

  • 1篇2017
  • 2篇2016
  • 2篇2015
  • 1篇2013
6 条 记 录,以下是 1-6
排序方式:
The effect of oxygen plasma ashing on the resistance of TiN bottom electrode for phase change memory
2015年
Phase change memory(PCM) has been regarded as a promising candidate for the next generation of nonvolatile memory.To decrease the power required to reset the PCM cell,titanium nitride(TiN) is preferred to be used as the bottom electrode of PCM due to its low thermal and suitable electrical conductivity.However,during the manufacture of PCM cell in 40 nm process node,abnormally high and discrete distribution of the resistance of TiN bottom electrode was found,which might be induced by the surface oxidation of TiN bottom electrode during the photoresist ashing process by oxygen plasma.In this work,we have studied the oxidation of TiN and found that with the increasing oxygen plasma ashing time,the thickness of the TiO2 layer became thicker and the state of the TiO2 layer changed from amorphous to crystalline,respectively.The resistance of TiN electrode contact chain with 4-5 nm TiO2 layer was confirmed to be almost three-orders of magnitude higher than that of pure TiN electrode,which led to the failure issue of PCM cell.We efficiently removed the oxidation TiO2 layer by a chemical mechanical polishing(CMP) process,and we eventually recovered the resistance of TiN bottom electrode from 1×105 Ω/via back to 6 ×102 Ω/via and successfully achieved a uniform resistance distribution of the TiN bottom electrode.
高丹刘波李莹宋志棠任万春李俊焘许震吕士龙朱南飞任佳栋詹奕鹏吴汉明封松林
关键词:相变存储器TIN非易失性存储器
纳米材料标准制定探讨与建议
2013年
纳米材料标准化已走过10年历程,总结和分析纳米材料标准中面临的问题对未来纳米材料标准的制定具有现实意义。本文重点分析了纳米材料标准制定中的关切点,提出了纳米材料标准化的未来工作重点建议。
戴石锋
关键词:纳米材料
非易失性突触存储阵列及神经元电路的设计被引量:2
2017年
传统的神经形态芯片一般采用SRAM阵列来存储突触权重,掉电后数据会丢失,且只能通过单一地址译码进行存取,不利于突触权重的更新.为此,本文基于40nm先进工艺并结合嵌入式相变存储器设计了一种非易失性突触存储阵列及神经元电路,为神经元的突触权重存储和更新提供了一种有效、高速和低功耗的解决方案.
叶勇亢勇景蔚亮杜源宋志棠陈邦明
关键词:神经元突触非易失性相变存储器
Endurance characteristics of phase change memory cells被引量:1
2016年
The endurance characteristics of phase change memory are studied. With operational cycles, the resistances of reset and set states gradually change to the opposite direction. What is more, the operational conditions that are needed are also discussed. The failure and the changes are concerned with the compositional change of the phase change material. An abnormal phenomenon that the threshold voltage decreases slightly at first and then increases is observed, which is due to the coaction of interface contact and growing active volume size changing.
霍如如蔡道林陈邦明陈一峰王玉婵王月青魏宏阳王青夏洋洋高丹宋志棠
关键词:相变存储器耐久
DOIND: a technique for leakage reduction in nanoscale domino logic circuits被引量:2
2016年
A novel DOIND logic approach is proposed for domino logic, which reduces the leakage current with a minimum delay penalty. Simulation is performed at 70 nm technology node with supply voltage 1V for domino logic and DOIND logic based AND, OR, XOR and Half Adder circuits using the tanner EDA tool. Simulation results show that the proposed DOIND approach decreases the average leakage current by 68.83%, 66.6%, 77.86% and 74.34% for 2 input AND, OR, XOR and Half Adder respectively. The proposed approach also has 47.76% improvement in PDAP for the buffer circuit as compared to domino logic.
Ambika Prasad ShahVaibhav NeemaShreeniwas Daulatabad
关键词:逻辑电路多米诺EDA工具逻辑方法
A Phase Change Memory Chip Based on Ti Sb Te Alloy in 40-nm Standard CMOS Technology被引量:2
2015年
In this letter, a phase change random access memory(PCRAM) chip based on Ti0.4Sb2Te3 alloy material was fabricated in a 40-nm 4-metal level complementary metal-oxide semiconductor(CMOS) technology. The phase change resistor was then integrated after CMOS logic fabrication. The PCRAM was successfully embedded without changing any logic device and process, in which 1.1 V negative-channel metal-oxide semiconductor device was used as the memory cell selector. The currents and the time of SET and RESET operations were found to be 0.2 and 0.5 m A, 100 and 10 ns,respectively. The high speed performance of this chip may highlight the design advantages in many embedded applications.
Zhitang SongYi Peng ZhanDaolin CaiBo LiuYifeng ChenJiadong Ren
关键词:NMOS
共1页<1>
聚类工具0